

Sheet #4

lec 43
ch 67

1. We need MFC step when reading from or writing to the main memory →

to synchronize the operation of the processor and the main memory.

2. Given Figure 7-6 Add(R3), R1

Step	Action	clock cycle		
1.	PCout, MARin, Read, Select 4, Add, Zin	1	1	2ns
2.	Zout, PCin, Yin, WMFC	1	2	16ns
3.	MDRout, IRin	1	1	2ns
4.	R3out, MARin, Read	1	1	2ns
5.	R3out, Yin, WMFC	1	2	16ns
6.	MDRout, Select Y, Add, Zin	1	1	2ns
7.	Zout, R1in, End	1	1	2ns
total Cycles		7	9	

assume

2. memory read, or write takes the same time as one internal processor (total execution time)

$$= 7 \text{ clock cycles} \times t_c$$


عند كل دورة ساعة

3. memory access time = 2 processor clock period.

$$\text{estimate total execution time} = 9 \text{ clock cycles} \times t_c$$

4. the processor wait in step ② & ⑤ = $2 \times 16 \text{ nsec} = 32 \text{ nsec}$
other steps = $5 \times 2 \text{ nsec} = 10 \text{ nsec}$
total time = $32 \text{ nsec} + 10 \text{ nsec} = 42 \text{ nsec}$

4. Figure 7-1



assume $\delta \rightarrow$

- ① propagation Delay along the bus $= 0.3 \text{ nsec}$
- ② Propagation Delay through the ALU $= 2 \text{ nsec}$
- ③ setup time for register $= 0.2 \text{ nsec}$
- ④ hold time is $= 0 \text{ nsec}$

Req

What is the minimum clock period needed $= 0.3 + 2 + 0.2 + 0$
for transferring data from one register
to the register Z $= 2.5 \text{ nsec}$

5. For Figure 7-1

Write the sequence of control steps required for the bus structure in Figure 7-1

(a) Add #NUM, R₁^{immediate.}

Steps	action
1-	PCout, MARin, read select 4, Add, Zin
2-	Zout, PCin, Yin, WMFC
3-	MDRout, IRin
4-	select constant, R ₁ out, Add, Zin
5-	Zout, R ₁ in, End.

- (a) (b) في نفس الوقت

(b) Add NUM, R₁

Steps	action
1-	PCout, MARin, Read, Select 4, Add, Zin
2-	Zout, PCin, Yin, WMFC
3-	MDRout, IRin
4-	offset field of IRout, MARin, Read
5-	R ₁ out, Yin, WMF
6-	MDRout, select Y, ...
7-	Zout, R ₁ in, End.

© Add (num), R_1

Steps	action
1-	PCout, MARin, Read, Select4, Add, Zin
2-	Zout, PCin, Yin, WMFC
3-	MDRout, IRin
4-	offset field of IRout, MARin, Read
5-	WMFC.
6-	MDRout, MARin, Read
7-	IRout, Yin, WMFC
8-	MDRout, SelectY, Add, Zin
9-	Zout, R1in, End.

For 3 instructions 5-a, 5-b, 5-c

6] Suggest a scheme that exploits these common steps to reduce the complexity of the encoder block figure 7-11.

يتم عمل ذلك بإحدى طرائق من (a), (b), (c) على أن يتم أمر واحد
 هو (add) و n و n'

3-addressing modes

Immediate
 Direct (Abs)
 Indirect

Suggest

1. PCout, MARin, Read, Select 4, Add, Zin
2. Zout, PCin, Yin, WMFC
3. MDRout, IRin
4. PCout, MARin, Read, Select 4, Add, Zin
5. Zout, PCin, If imm branch to 10

6. WMFC
7. MDRout, MARin, Read, if A b5 branch to 10
8. WMFC
9. MDRout, MARin, Read
10. R1out, Y1in, WMFC
11. MDRout, Select Y, Add, Z1in
12. Zout, R1in, End.

← direct

problem

⑦

assume $\left\{ \begin{array}{l} \rightarrow \text{each control step} = 2 \text{ nsec} \\ \rightarrow \text{example. Figure 7-6} \\ \rightarrow \text{assume wait in steps ② and ⑤} = 16 \text{ nsec} \end{array} \right.$

Steps actions

wait in step ② & ⑤ = $2 \times 16 \text{ nsec} = 32 \text{ nsec}$.

exec time in steps 1, 3, 6, 7 = $5 \times 2 \text{ nsec} = 10 \text{ nsec}$

total time = $32 \text{ nsec} + 10 = 42 \text{ nsec}$.

processor idle time = $\frac{32}{42}$